This repository contains materials and scripts for running a complete RTL-to-logic design flow using open-source EDA tools. Students will gain hands-on experience with synthesis, equivalence checking, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results